Lecture 9/10: VHDL

 VHDL => Very-high-speed-integrated-circuit Hardware Description Language Developed for US Dept of Defense in 1983 Models IC design of target assembly board Two kinds of design description: structural or behavioral Strong emphasis on logic concurrency and timing Uses standard set of libraries that describe design entities and constructs Top-down design method employed: recursive partitioning of components into subcomponents Subcomponents broken down into manageable design block VHDL description

Structural description: Instantiations of modules within other modules using signal identifiers Behavioral description: Procedural statements that determine relationship between input and output signals

Entity declaration: describes interface of logical subcomponent/block Architectural declaration: describes structural or behavioral operation of component

ENTITY latch IS PORT(s, r : IN BIT; q, nq : OUT BIT); END latch;

ARCHITECTURE dataflow OF latch IS BEGIN q <= r NOR nq;

nq <= s NOR nq; END dataflow;

Use of COMPONENT or PORT MAP declarations can be used when subcomponents already defined. PORT/PORT MAP declarations can also take array assignments using BIT_VECTOR and DOWNTO. Examples:

(latch already defined above) 2x1 4-line Multiplexer ARCHITECTURE structure OF latch IS ENTITY mux2 IS COMPONENT nor gate PORT(a: IN BIT_VECTOR(3 DOWNTO 0); PORT(a, b: IN BIT; c: OUT BIT); b: IN BIT_VECTOR(3 DOWNTO 0); END COMPONENT; c: IN BIT: BEGIN d: OUT BIT VECTOR(3 DOWNTO 0);); END mux2; N1: nor_gate ARCHITECTURE mux2_arch OF mux2 IS PORT MAP (r, nq, q); N2: nor_gate BEGIN PORT MAP (s, q, nq); IF c = 0 THEN END structure; $d \ll a$; ELSE $d \ll b;$ END IF:

END mux2_arch;

SR LATCH

Take case of serial_adder: components are full_adder, flip_flop, counter, and shifter: How would you do component description of serial adder? Exercise: fill in PORT arguments.

Lecture 9/10: VHDL (cont.)

ENTITY serial_adder IS PORT (a, b, start, clock : IN BIT; ready: OUT BIT; result: BUFFER BIT_VECTOR(7 DOWNTO 0)); END serial adder; ARCHITECTURE structure OF serial_adder IS COMPONENT counter IS PORT(...); END COMPONENT; COMPONENT full adder IS **PORT(...)**: END COMPONENT; COMPONENT flip_flop IS PORT(...); END COMPONENT; COMPONENT shifter IS PORT(...); END COMPONENT; END structure; SIGNAL statement can also be used to make BIT/BIT_VECTOR assignments. PROCESS statement is used to make VARIABLE declarations and sequential statements. Example: SIGNAL x: BIT_VECTOR (7 DOWNTO 0); . . . PROCESS (x) VARIABLE p : BIT; BEGIN

WAIT UNTIL <condition> or EXIT WHEN <condition> statements can be used also inside LOOP. Can use CASE <expression/condition> IS

WHEN case1

WHEN case2

END CASE;

Exercise: Instead of structural component description of serial_adder, do its gory behavioral description. Hint: don't segregate architecture statement into components.

Functional simulation – models how design functions without timing reference Timing simulation – model internal delays present in real-time circuits

Lecture 9/10: VHDL (cont.)

Inertial delay model – timing simulation using AFTER clause in signal assignment Transport delay model – timing simulation using AFTER clause that triggers on ANY signal state change

Example:

Inertial model	Transport model
Q <= R NOR NQ AFTER 1 NS; NQ <= S NOR Q AFTER 1 NS;	Q <= TRANSPORT R NOR NQ AFTER 1 NS; NQ <= TRANSPORT S NOR Q AFTER 1 NS;
R	
S	
Q	
NQ	
1ns 2ns 3ns 4ns	1ns 2ns 3ns 4ns
But what if R pulse is < 1ns :	
R	
S	
Q	I
NQ	
1ns 2ns 3ns 4ns	1ns 2ns 3ns 4ns
Exercise: Now describe the following with VHDL.	Can use subroutines in VHDL using PROCEDURE statement. Example:
A	
B	<pre>PROCEDURE byte_to_int (ib: IN BIT_VECTOR(7 DOWNTO 0); oi:</pre>
16ns 20ns 24ns 28ns	OUT INTEGER) IS oi = 0; BEGIN
ARCHITECTURE signals IS	FOR i IN 0 TO 7 LOOP IF ib(i) = '1' THEN
SIGNAL a,b : BIT;	$oi = oi + 2^{**}i;$
BEGIN PROCESS	END IF; END LOOP;
BEGIN	END byte_to_int;
A <= '0', '1' AFTER 16 NS, '0' AFTER 24	4 NS;
B <= '1', TRANSPORT NOT A AFTER 20 END PROCESS;	0 NS; Exercise: use PROCEDURE statement in ARCHITECTURE signals to get same
END FROCESS, END signals;	result for B using A as input.