Real-Time Systems ECSE \$31 Assignment 5: exam Answers

running 1) Your embedded system is context switching continuously between tasks without accomplishing anything useful. What is this an example of? What if they need each other's resource to get out of this quandary; what is that an example of? (no resources involved) livelock --2) You are building an external interrupt circuit board. The difference in impedances between two lines that connect is causing some backward echo current. Describe this backward current in terms of the initial current I coming down the line and the two impedances R_1 and R_2 . $I = I_2 - I_1$ $echo current = I_1$ $I_1 = I_1 - I_2$ $I_2 = I_2 - I_3$ $I_3 = I_2 - I_4$ $I_4 = I_2 - I_3$ $I_5 = I_2 - I_4$ $I_7 = I_2 - I_4$ $I_7 = I_7 - I_7 - I_7$ $I_8 = I_8 - I_8$ $I_8 = I_8$ extra credit $\sqrt{dx^2} + VY(x) = EY(x)$ 1) light observation - 4) Why use MRAM over SRAM? Give \$\frac{4}{7}\text{ reasons.} 1) space density factor 100 greater 2) less power needed (10-4eV/B vs/0-11eV/E needed) 3) faster to access (5 ns us 2 ns)
4) power consumption is less due to backward EMF = INTLAT

5) You have the following signals you wish to model in VHDL where B depends on A, instandard span trap

14. 11. 11. 12. 14 RE Signals 15 PROCESS В 48ns Sens IF 1= 10' THEN 20ns 24ns 28ns 16ns Write an ARCHITECTURE routine to describe this pulsed behavior using transport delay

A Z='l' AFTER 24W5) A LTIDE AFTER 8 NS; B L= TRANSPORT NOTA AFTER 4NS

Real-Time Systems ECSE \$31 **Assignment 5: exam** answers

-6) The data thruput that your uprocessor can handle has been measured to be 1 GByte/sec. The average data read/write request is 10 bytes in size. If the cache can be accessed in 10 nsec and the main memory accessed in 100 nsec, what is your cache hit rate?

168/sec = 108/(x . 10 Asec + (1-x).100Asec] => 100 nsec $-90 \times \text{nsec} = \frac{10B}{16B/10} = 10 \text{nsec} = > (x=1=>100\%) \text{ hit}$ -7) In question 6, it has been determined that the jitter in your processor's performance is

due to inexact number of bytes that are transferred per hit in the cache. Specifically, there is a 10 byte +/- 2 byte spread in your average data transfer. What is the jitter due to this spread?

2 bytes 1 GB/M = 2 2 nsec

-8)In question 7, the total jitter in the real-time system is 4 nsec. What is the total jitter due to all contributions not counting the cache contribution?

What do I use to protect this memory from a race condition?

a global semaphore or independent semaphores that can communicate with each other